首页 企业概况 产品信息 质量承诺 合作项目 客户服务 联系我们 长期招聘
2013年春节高登路放假通知 2013-1-9
2013年元旦放假通知 2013-1-2
2012户外社团高登路9月旅游活动: 长隆水上乐园激情一天游 2012-10-25
2012户外社团10月高登路旅游活动: 挺进海南 两天三夜 2012-10-25
2012年国庆节、中秋节放假通知 2012-10-25
 
 
2012年端午节放假通知 2012-10-25
2012年5.1劳动节放假通知 2012-10-25
2012年清明节放假通知 2012-10-25
2012年春节放假通知 2012-10-25
2012年元旦放假通知 2012-10-25
更多新闻 >>
    
    
    
    
    
    
    
    
    
    
    
您现在的位置:首页 >产品信息 >产品查询
产品信息  
 
 



商品型号: WM8805GEDS/RV
厂商: Wolfson
描述: Audio S/PDIF
批号: 2012
封装: SSOP-28
单位: PCS

WM8805: S/PDIF Digital Interface Transceiver


Description

The WM8805 is a high performance consumer mode S/PDIF transceiver with support for 8 received Channels and 1 transmitted Channel. 

A crystal derived, or externally provided high quality master clock is used to allow low jitter recovery of S/PDIF supplied master clocks. 

Generation of all typically used audio clocks is possible using the high performance internal PLL. A dedicated CLKOUT pin provides a high drive clock output. 

A pass through option is provided which allows the device simply to be used to clean up (de-jitter) the received digital audio signals.
The device may be used under software control or stand alone hardware control modes. In software control mode, both 2-wire with read back and 3-wire interface modes are supported. 

Status and error monitoring is built-in and results can be read back over the control interface, on the GPO pins or streamed over the audio data interface in ‘With Flags’ mode (audio data with status flags appended). 

The audio data interface supports I2S, left justified, right justified and DSP audio formats of 16-24 bit word length, with sample rates from 32 to 192ks/s. 

The device is supplied in a 28-lead Pb-free SSOP package.

Features

  • S/PDIF (IEC60958-3) compliant.
  • Advanced jitter attenuating PLL with low intrinsic period jitter of 50 ps RMS.
  • S/PDIF recovered clock using PLL, or stand alone crystal derived clock generation. 
  • Supports 10 – 27MHz crystal clock frequencies. 
  • 2-wire / 3-Wire serial or hardware control interface. 
  • Programmable Audio data interface modes:
    - I2S, Left, Right Justified or DSP
    - 16/20/24 bit word lengths 
  • 8 channel receiver input and 1 channel transmit output. 
  • Auto frequency detection / synchronisation. 
  • Selectable output status data bits. 
  • Up to 8 configurable GPO pins. 
  • De-emphasis flag output. 
  • Non-audio detection including DOLBYTM and DTSTM. 
  • Channel status changed flag. 
  • Configurable clock distribution with selectable output MCLK rate of 512fs, 256fs, 128fs and 64fs. 
  • 2.7 to 3.6V digital and PLL supply voltages. 
  • 28-lead SSOP package.
深圳市高登路科技有限公司 版权所有 Copyright © 2012 地址: 深圳市福田区中航路国利大厦2607
电话:86-755-82568876 传真:86-755-82568877 粤ICP备12084440号
技术支持:人和网络